A two-tap infinite impulse response (IIR) filter using travelling-wave architecture is presented. The filter utilises poles as a means of frequency boosting, contrasting the conventional finite impulse response technique of utilising zeros and is the first ever implementation of an IIR filter using a double-loop multi-delay topology. Implemented in a 90 nm CMOS process, the filter achieves a 12.1 peak at 24 GHz when both filter taps are set to maximum peaking and consumes 55.2 mW from a 1.2 V supply.
Introduction: Distributed circuit techniques have been studied extensively for the implementation of finite impulse response (FIR) filters. The 'travelling-wave filter' architecture was first presented for this purpose in [1] and has recently been applied to the design of integrated circuit equalisers operating at 10s of Gbit/s [2] . Modifications to the architecture have been suggested in [3] [4] [5] , but have always focused on FIR filters. This Letter considers the use of travelling-wave filter techniques for the implementation of an infinite impulse response (IIR) filter. IIR filter topology: Fig. 1a shows a top-level block diagram of a direct form two-tap IIR filter that uses a travelling-wave topology with only poles in its transfer function. Owing to the absence of a feed-forward path, zeros are eliminated from the transfer function of the filter thus simplifying the hardware required to implement the filter. The total loop delay from the input to the output through the first tap a 1 is t and the total loop delay from the input to the output through the second tap a 2 is 2t. Ideally the frequency at which peaking is observed in the magnitude response of the all pole IIR filter is given by
where t d is the total delay around a feedback loop that includes an active amplifier. Thus, ideally tap a 1 produces a peak at 1/(2t) whereas tap a 2 produces a peak at 1/(4t). A drawback of the direct form all pole IIR topology is the doublepeaking behaviour observed when utilising the low frequency tap, a 2 , with the high frequency tap, a 1 , turned off. This arises from the periodic nature of the filter peaks and the finite bandwidth of the delay line segments. Moreover, with the high frequency peak twice as large as the low frequency peak, it becomes difficult to place both peaks within the frequency band of interest. Practically, it would be desirable to bring the low and high frequency peaks close enough to each other to permit them to create a single peak, providing frequency boosting over a broader range. To bring the peak frequencies closer, the direct form all pole IIR can be modified into the multi-delay IIR section as shown in Fig. 1b . Here the delay section t 1 determines the peak location for tap a 1 while the delay section t 1 þ t 2 determines the peak location for tap a 2 . By allowing different segment delays, the multi-delay IIR filter allows two peak frequencies to be placed in close proximity to each other while suppressing any undesired secondary peak with the low frequency tap on. A major drawback of this topology is that t 2 cannot be selected independently from t 1 . Consequently, the delay t 2 would be forced to be small in order to bring the peaking frequencies close together. To alleviate this problem, the multi-delay IIR filter can be modified as shown in Fig. 1c to form a double-loop. By introducing two independent feedback loops, the delays t 1 and t 2 can be sized independently according to the desired peak frequencies. Double-loop multi-delay IIR filter design: Fig. 2a shows the toplevel block diagram of the double-loop multi-delay all pole IIR filter that uses a travelling-wave architecture. The filter delays are realised using lumped LC transmission sections. Ideally an LC transmission line can be used to introduce a delay DT and characteristic impedance Z o :
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Rearranging (2) and (3), the values of L and C can be determined to realise a certain delay DT and characteristic impedance Z o :
Referring to Fig. 2a , the loop containing transmission line 1, tap 1 and buffer forms the low frequency peaking path while the loop containing transmission line 2, tap 2 and buffer forms the high frequency peaking path. Both transmission line segments were designed to have 50 V characteristic impedance. The first segment, transmission line 1, is designed to have 9.375 ps delay. Using (4) and (5), initial values for L 1 and C 1a (or C 1b ) were chosen as 468 pH and 178 fF, respectively. Similarly, transmission line 2, is designed to have a 5 ps delay resulting in 250 pH and 100 fF for L 2 and C 2 , respectively. The filter utilises two differently sized gain cells. The centre buffer gain cell is larger than the feedback gain cells. The gain cells are sized such that the device and parasitic capacitances account for a maximum of 60% of the total node capacitance. The final values of inductance and capacitances were:
and C 2 ¼ 26 pF. A lumped two-stage preamplifier that is matched to a 100 V differential system impedance precedes the filter. The tail currents of the preamplifier and the gain cells were made adjustable through current mirrors to control their gains. a High-frequency tap off, low frequency tap gain is varied through on-chip current mirror b Low-frequency tap off, high frequency tap gain is varied through on-chip current mirror c Both low and high frequency taps are varied to achieve maximum peaking
Measurement results: The IIR filter was implemented in a 90 nm CMOS process and occupied an area of 0.85 Â 0.625 mm. Fig. 2b shows the die photo. All circuit measurements were performed onwafer. Fig. 3a plots the measured S 21 of the filter with the high frequency tap off and for varying gain settings for the low frequency tap. A maximum peak gain of 3.4 dB is observed at 17 GHz. With the high frequency tap on and low frequency tap off, the maximum peak gain is 21.7 dB at 26.5 GHz. This is shown in Fig. 3b . With both taps on, the filter produces a 12.1 dB peak at 24 GHz. Under these conditions the filter consumes 55.2 mW from a 1.2 V supply.
Conclusion:
The ability of IIR filters to produce peaking at high frequencies is demonstrated. A novel double-loop multi-delay two-tap IIR filter toplogy is developed that removes undesired double peaks and potentially decouples the taps from each other so that the taps can define the high and low frequency peaks independently. Implemented in 90 nm CMOS, the filter produces a peak of 12.1 dB at 24 GHz with both taps on. 
